



- Tentative Specification
- ✱ Preliminary Specification
- Specification Approval

Specification For 2.9" EPD

Model Name: RTSE0290N01-A

Version: V0

	PREPARED BY	CHECKED BY	APPROVED BY
SIGNATURE	JG Shen		
DATE	2021.10.11		

CUSTOMER APPROVAL	SIGNATURE	DATE
	Notes:	

Notes :

- 1、 Please contact before assigning your product based on this module specification.
 - 2、 To improve the quality of product, and this product specification is subject to change without any notice.
-

REVISION RECORD

[illegible]

CONTENTS

1. General Description.....	4
2. Features.....	4
3. Application.....	4
4. Mechanical Specification.....	4
4.1 Dimension.....	4
4.2 Mechanical Drawing of EPD Module.....	5
6. Electrical Characteristics.....	7
6.1 Absolute Maximum Rating.....	7
6.2 Panel DC Characteristics.....	7
6.3 Panel DC Characteristics (Driver IC Internal Regulators).....	8
6.4 MCU Interface.....	8
6.4.1 MCU Interface Selection.....	8
6.4.2 MCU Serial Interface (4-wire SPI).....	8
6.4.3 MCU Serial Interface (3-wire SPI).....	9
6.4.4 Interface Timing.....	10
7. Optical Specification.....	12
8. Handling, Safety, and Environment Requirements.....	12
9. Reliability Test.....	13
10. Block Diagram.....	14
11. Typical Application Circuit with SPI Interface.....	15
12. Packaging.....	16
13. Mark and Bar Code Definition.....	16

1. General Description

SE0290N01 is an Active Matrix Electrophoretic Display(AM EPD), with interface and a reference system design. The 2.9" active area contains 128x296 pixels, and has 2-bit full display capabilities. The module is a TFT-array driving electrophoretic display, with integrated circuits including gate buffer, source buffer, MCU interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ◆ 128×296pixels display
- ◆ White reflectance above 30%
- ◆ Contrast ratio above 8:1
- ◆ Ultra wide viewing angle
- ◆ Ultra low power consumption
- ◆ Pure reflective mode
- ◆ Bi-stable display
- ◆ Landscape, portrait modes
- ◆ Ultra Low current deep sleep mode
- ◆ On chip display RAM
- ◆ Waveform stored in On-chip OTP
- ◆ Serial peripheral interface available
- ◆ On-chip oscillator
- ◆ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I²C signal master interface to read external temperature sensor

3. Application


Electronic Shelf Label System

4. Mechanical Specification

4.1 Dimension

No.	Item	Contents	Unit
1	Screen Size	2.9 (Diagonal)	inch
2	Resolution(H*V)	128*296 Pixels	/
3	Pixel pitch (L*W)	TBD	mm
4	Interface type	SPI interface	/
5	Active area (L*W)	29.10*66.85	mm
6	Outline Dimension (L*W*H)	36.70*79.00*1.14	mm
7	Weight	TBD	G

4.2 Mechanical Drawing of EPD Module



5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC	/	Do not connect with other NC pins	
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	VGL	C	Negative Gate driving voltage	
5	VGH	C	Positive source driver voltage for Source	
6	TSCL	O	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-4
9	BUSY	O	Busy state output pin	Note 5-3
10	RES#	I	Reset signal input. Active Low.	
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	D0	I	Serial Clock pin (SPI)	
14	D1	I	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins. It should be connected with VDD	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS under all circumstances	
19	VPP	P	Power Supply for OTP Programming	
20	VSH	C	Positive Source driving voltage	
21	PREVGH	C	Positive Gate driving voltage	
22	VSL	C	Negative Source driving voltage	
23	PREVGL	C	Negative Gate driving voltage	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/Output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CSB is pulled LOW.

Note 5-2: This pin is Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent, e.g., The chip would put Busy pin High when

- Outputting display waveform
- Programming with OTP
- Communicating with digital temperature

sensor Note 5-4: Bus interface selection pin

BS State	MCU Interface
L	4-lines serial peripheral interface(SPI)
H	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	V_{dd}	-0.5 to +4.0	V
Logic Input voltage	V_{IN}	-0.5 to V_{dd} +0.5	V
Logic Output voltage	V_{OUT}	-0.5 to V_{dd} +0.5	V

Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: GND=0V, VDD=3.0V, T_{OPR} =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Logic supply voltage	V_{dd}	-	VDD	2.4	3.0	3.6	V
High level input voltage	V_{IH}	-	-	0.8 V_{dd}	-	-	V
Low level input voltage	V_{IL}	-	-	-	-	0.2 V_{dd}	V
High level output voltage	V_{OH}	$I_{OH} = -100\mu A$	-	0.9 V_{dd}	-	-	V
Low level output voltage	V_{OL}	$I_{OL} = 100\mu A$	-	-	-	0.1 V_{dd}	V
Typical power panel	P_{TYP}	-	-	-	TBD	TBD	mW
Deep sleep mode	P_{STPY}	-	-	-	TBD	-	mW
Typical operating current	I_{opr_VDD}	$V_{dd} = 3.0V$	-	-	TBD	TBD	mA

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Sleep mode current	I_{slp_VDD}	VDD=3.0V DC/DC OFF No clock No output load Ram data retain	VDD	-	TBD	TBD	μA
Deep sleep mode current	I_{dslp_VDD}	VDD=3.0V DC/DC OFF No clock No output load Ram data not retain	VDD	-	TBD	TBD	μA
Operation temperature range	T_{OPR}	-	-	0	-	50	°C
Operating relative humidity	RHop	-	-	-	-	70	%RH
Storage temperature range	T_{STG}	-	-	-20	-	70	°C
Storage relative humidity	RHst	-	-	30	-	60	%RH

- Notes: 1. The typical power is measured with following transition from horizontal 2 gray scale pattern to vertical 2 gray scale pattern. (Figure 6-1)
2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by .




Figure 6-2: The typical power consumption measure pattern

6.3 Panel DC Characteristics (Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, T_{OPR} =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-3.0	-	-0.2	V

6.4 MCU Interface

6.4.1 MCU Interface Selection

MCU interface consist of 2 data/command pins and 3 control pins. The pin assignment at different interface mode is summarized in Table 10-4-1. Different MCU mode can be set by hardware selection on BS pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Connmand Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
4-wire SPI	SDIN	SCLK	CSB	D/C	RSTN
3-wire SPI	SDIN	SCLK	CSB	L	RSTN

Table 6-4-1: MCU interface assignment under different bus interface mode

6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCLK, serial data SDIN, D/C, CSB. In 4-wire SPI mode, SCL acts as SCLK, SDA acts as SDIN.

Function	CS#	D/C#	SCLK
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

Table 6-4-2: Control pins of 4-wire Serial interface

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock.

Under serial mode, only write operations are allowed.




Figure 6-4-: Write procedure in 4-wire SPI mode

6.4.3 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CSB. In 3-wire SPI mode, SCL acts as SCLK, SDA acts as SDIN.

The operation is similar to 4-wire serial interface while D/C pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C bit, D7 to D0 bit. The D/C bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C bit = 1) or the command register (D/C bit = 0).

Under serial mode, only write operations are allowed.

Function	CSB	D/C	SCLK
Write command	L	Tie	↑
Write data	L	Tie	↑

Note : ↑ stands for rising edge of signal

Table 6-4-3: Control pins of 3-wire Serial interface




Figure 6-4-3: Write procedure in 3-wire SPI mode

6.4.4 Interface Timing

The following specifications apply for: $V_{SS}=0V$, $V_{DD}=3.0V$, $T_{OPR}=25^{\circ}C$.

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	Max.	Unit
Fosc	Internal Oscillator frequency	$V_{DD}=2.4$ to $3.3V$	CL	0.95	1	1.05	MHz




Figure 6-4-4: Serial interface characteristics

($V_{dd} - V_{SS} = 2.4V$ to $3.3V$, $T_{OPR} = 25^{\circ}C$, $CL=20pF$)

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{cycle}	Clock Cycle Time	250	-	-	ns
t_{AS}	Address Setup Time	150	-	-	ns
t_{AH}	Address Hold Time	150	-	-	ns
t_{CSS}	Chip Select Setup Time	120	-	-	ns
t_{CSH}	Chip Select Hold Time	60	-	-	ns
t_{DSW}	Write Data Setup Time	50	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	100	-	-	ns
t_{CLKH}	Clock High Time	100	-	-	ns
t_R	Rise Time [20% ~ 80%]	-	-	15	ns
t_F	Fall Time [20% ~80%]	-	-	15	ns

Table 6-4-4: Serial Interface Timing Characteristics

7. Optical Specification

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Value s			Units	Notes
			Min.	Typ.	Max		
R	White Reflectivity	White	30	35	-	%	7-1
CR	Contrast Ratio		8:1	10:1	-	-	7-2
White Δ L 24h	Reduce		-	≤ 4	-	-	-
T _{update}	Image update time	at 25 °C	-	TBD	-	ms	-

Notes: 7-1. Luminance meter: Eye-One Pro Spectrophotometer.

7-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8. Handling, Safety, and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.


Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.


9. Reliability Test

No.	Test	Condition	Method	Remark
1	High Temperature Operation	T = +50°C, RH = 30% for 168 hrs	IEC 60 068-2-2Bp	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
2	Low Temperature Operation	T = 0°C for 168 hrs	IEC 60 068-2-2Ab	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
3	High Temperature Storage	T = +70°C, RH=23% for 168 hrs	IEC 60 068-2-2Bp	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
4	Low Temperature Storage	T = -25°C for 168 hrs	IEC 60 068-2-1Ab	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
5	High Temperature, High Humidity Operation	T = +40°C, RH = 90% for 168 hrs	IEC 60 068-2-3CA	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
6	High Temperature, High Humidity Storage	T = +60°C, RH=80% for 168hrs	IEC 60 068-2-3CA	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
7	Thermal Shock	1 cycle:[-25°C 30min]→[+70°C 30 min] : 50 cycles	IEC 60 068-2-14	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
8	Package Vibration	1.04G, Frequency: 10~500Hz Direction: X,Y,Z Duration: 1 hours in each direction	Full packed for shipment	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
9	Package Drop Impact	Drop from height of 122 cm on concrete surface. Drop sequence: 1 corner, 3edges, 6 faces One drop for each	Full packed for shipment	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
10	Electrostatic Effect (non-operating)	Machine model +/- 250V, 0Ω, 200pF	IEC 62179 IEC 62180	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.

10.Block Diagram



11. Typical Application Circuit with SPI Interface



12.Packaging

TBD

13.Mark and Bar Code Definition

TBD